ABSTRACT Two parts of work are included in this paper. In the first part, the novel Ge gate-all-around field effect transistors (GAA FETs) are introduced and discussed. Fabrication of Ge GAA FETs requires only simple top-down dry etching and blanket Ge epitaxy techniques readily available in mass production. First, a novel process to etch away the defective Ge near Ge/Si interface from epitaxial Ge grown on SOI achieves a nearly defect-free channel, good gate control triangular gate, larger effective width than rectangular fin, and have low punch-through current through the Si substrate. By dislocation removal, the defect-free Ge channel can be formed on nothing. The p-channel triangular Ge GAA FET with fin width (W fin ) of 52 nm and Lg of 183 nm has I on /I off = 10 5 , SS = 130 mV/dec, and Ion = 235 µA/µm at −1 V. Next, due to the highest electron mobility (2200 cm 2 /Vs) on (111) Ge surface, the n-channel triangular Ge GAA FET with (111) sidewalls on Si and Lg = 350 nm shows 2 times enhanced Ion with respect to the devices with near (110) sidewalls. Electrostatic control of SS = 94 mV/dec (at 1 V) can be further improved if superior gate stack than EOT = 5.5 nm and Dit = 1×10 12 cm −2 ·eV −1 is used. The Ion can be further enhanced if the line edge roughness (LER) can be reduced. Second, a feasible pathway to scale the Ge MOSFET technology by using a novel diamond-shaped Ge GAA FET with four {111} facets is also reviewed. The proposed dry etching process involves three isotropic/anisotropic etching steps with different Cl 2 /HBr ratios for forming the suspended diamond-shaped channel. Taking advantages of the GAA configuration, favorable carrier mobility of the {111} surface, and nearly defectfree suspended channel, nFET and pFET with excellent performance have been demonstrated, including an I on /I off ratio exceeding 10 8 , the highest ever reported for Ge-based pFETs. The TMD FinFET devices are reviewed in the second part of this paper. The TMD FinFET channel is deposited by CVD. MoS 2 covered on Si fin and nanowire resulted in improved (+25%) I on of the FinFET and nanowire FET. The PFETs also operated effectively and the N/P device V th are low and matched perfectly. The proposed heterogeneous Si/TMD 3DFETs can be useful in future electronics. Furthermore, a 4 nm thin transitionmetal dichalcogenide (TMD) body FinFET with back gate control is also proposed and reviewed. Hydrogen plasma treatment of TMD is employed to lower the series resistance. The 2 nm thin back gate oxide enables 0.5 V of V th shift with 1.2 V change in back bias for correcting device variations and dynamically configuring a device as a high performance or low leakage device. TMD can potentially provide sub-nm thin monolayer body needed for 2 nm node FinFET.
I. INTRODUCTION
In the past decade, as scaling of silicon based transistor has approached its physical limit, alternative channel materials for future logic devices to extend the Moor's law beyond the sub-7 nm node have been made with the main focus on germanium (Ge) because of their superior carrier mobility for both electrons and holes [1] - [5] .
However, the Ge MOSFET technology is facing several serious challenges, including fast n-type dopant diffusion, high junction leakage, and enormous dislocation defects in the Ge epi-layer because the 4% lattice mismatch to Si substrate generates the misfit dislocations, and concomitantly induces threading dislocations with a density as large as 10 9 cm −2 in the Ge epilayers. This usually leads to degradation of properties in transistors owing to the increase in leakage current. It is well known that the threading dislocations can be guided to the edges of the active area by elongating the misfit segments [6] . Therefore, in the first part of this paper, we would like to review some published papers related to new device structures for Ge applications [7] - [9] .
Multi-gate device configurations are also proposed for sub-16 nm technology node due to it good gate controllability. Thanks to the narrow nature of fins, the high defect bottom layer of Ge can be removed by anisotropic etching with etched rates enhanced by the defects. Herein, by making the use of interfacial misfit along the epitaxial Ge on Si, a simple fabrication process to prepare high quality and defect-free Ge GAA FETs on insulator is introduced [7] .
In addition, for n-channel Ge MOSFET, the highest mobility is on (111) plane with current direction along <110>, not on the conventional (100) plane [8] . To combine the advantages of 3D transistors for good gate control and (111) Ge surface for high electron mobility, a novel triangular and diamond-shaped Ge channel on (100) Si with (111) sidewalls and <110> current direction is demonstrated. The key process is anisotropic etching to remove the dislocated Ge region near Ge/Si interface and to reveal (111) sidewalls as etching stop planes, achieving a nearly defectfree epitaxial channel by removing the dislocations near the Si/Ge interface using top-down lithography. In addition, a simple dry etching technique was utilized to form GAA FET with highly tunable shapes on blanket epitaxial layers.
Graphene, a two-dimensional (2D) material, has shown a superior carrier mobility of up to 200,000 cm 2 /V·s, but its zero bandgap property limits its application to logic devices due to low on/off ratios. Transition metal dichalcogenides (TMDs), MX 2 (M=Mo, W; X=S, Se, Te), are a new class of two-dimensional (2D) materials with numerous unique physical properties, such as atomic-thick layers, thickness-dependent direct to indirect band-gap transition, excellent 2D carrier mobility, strong spin-orbit coupling for valley physics, etc [10] , [11] . Transition metal dichalcogenides have shown great potential in device applications due VOLUME 4, NO. 5, SEPTEMBER 2016 287 to their satisfied bandgaps, thermal stability, carrier mobility, and compatibility to silicon CMOS process. MoS2 is one of the most researched 2D TMD materials. In addition, TMD have atomically smooth surface without dangling bounds and good mobility in CVD deposited films of atomic scale thickness are very attractive enablers of ultimately scaled transistors and 3D ICs [12] , [13] . However, a manufacturing flow must be realized using low-temperature semiconductor process and TMD by chemical vapor deposition (CVD) [14] . FinFET offers improved leakage and power consumption and current/footprint for sub-16 nm CMOS technology nodes and allows Lg reduction through fin (body) thickness scaling. However, sub-5 nm node FinFET requires sub-3 nm body thickness for good channel control (Fig. 1) . Most channel materials-Si, Ge and III-V-face process, mobility or quantum capacitance challenges at such ultra-thin body thickness [15] . Advanced two-dimensional transition-metal dichalcogenide (TMD) is an ideal channel material for its unique sub-nm monolayer ultra-thin body [16] potential and good transport property at nm thinness [13] . The CMOS process compatible TMD 3D transistor technology uses novel hybrid Si/MoS2 channel FinFET and NWFET with improved Ion,n and matched Vth of N and P devices. In comparison to previously published TMD transistors, this work reports the shortest gate length, thinnest gate dielectric, and first high performance at low voltage. Chemical vapor deposition (CVD) of TMD is a compatible growth method with CMOS process integration [14] and suitable for ultra-thin body formation. Combination of TMD and multi-gate device [17] is also discussed. Moreover, we introduce an additional Hydrogen treatment to improve MoS2 contact series resistance. This paper presents a 4 nm thin molybdenum disulfide (MoS2) body FinFET that has dynamically adjustable threshold voltage (Vth) with back bias control [18] for future low power CMOS technology applications [19] .
Therefore, in this paper, the electrical characteristics of Ge MOSFETs with 3D structures, from rectangular to triangular/diamond-shaped nanowire structures, are discussed and reviewed. In addition, TMDs ontop finFETs process for compatible CMOS process is also reviewed. Figure 1 show the schematic flow for Ge triangular/diamondshaped/rectangular FinFETs by utilizing anisotropic etching process on an epitaxial Ge layer on SOI, while the triangular/diamond-shaped Ge fin was formed using a multistep etching process. The fabrication process started with an epitaxial Ge layer on a SOI wafer with SiO 2 hard mask. The epitaxial Ge was patterned into fins with desired feature sizes using e-beam lithography. After hard mask opening, Figs. 1(b) & (b)' depict triangular/diamond-shaped patterning and the first isotropic etching step using Cl 2 /HBr. By tuning the Cl 2 /HBr ratio, the etching step can form opposite triangular ridges self-saturated at two {111} facets. Fig. 1 (b)" depicts anisotropic Cl 2 /O 2 for rectangular fins etching. Fig. 1 (c) shows anisotropic etching using Cl 2 gas only and chuck bias formed a tower-shaped pillar. The final self-saturated isotropic etching step using Cl 2 /HBr undercut the dislocated Ge region near Si and completed the suspended diamond-shaped structure as shown in Fig. 1 
II. TRIANGULAR/DIAMOND-SHAPED CHANNEL NEARLY DEFECT-FREE GE GATE-ALL-AROUND FETs ON Si SUBSTRATES

(d). Figures 1 (e) & (e)'
show the Gate formation with high k/metal gate stack for Ge GAA-and Fin-FETs. Next, after chemical wet cleaning process, thermally grown (RTO 500 • C 30s) GeO 2 was used as interlayers on Ge channel to passivate the surface and to improve the interface quality between Ge and the Al2O3/TiN gate stacks. Source/Drain were implanted with B or BF 2 for p-channel finFETs and P for n-channel finFETs, and activated by RTA. For the triangular/diamond-shaped Ge GAA FET, the schematic cross-sectional view of floating Ge is shown in Figs. 1(e) . The triangular/diamond-shaped Ge fins were formed by carefully etching away dislocated Ge. It is observed that the triangular Ge fins is covered conformably from all sides by the gate metal thus making a full GAA structure.
The epitaxial Ge film on SOI was characterized by XRD measurement. In Fig. 2(a) , XRD shows a single crystalline Ge layer formation on SOI, which indicates the formation of a good crystalline quality. Figure 2(b) shows the reciprocal space map (RSM) of XRD reveals that Ge layer grown on SOI is nearly fully relaxed. The triangular Ge fins were formed by etching dislocated Ge, as shown in Fig. 3(a) . It is observed that the triangular Ge fins is covered conformably from all sides by the gate metal thus making a full GAA structure. In Fig. 4 , the applied bias power and etching time were tuned to undercut the Ge fin laterally. The etching profile results from a faster etching rate of Ge than Si in Cl2/HBr-based plasma, particularly for defective Ge, leading to floating triangular Ge fin disconnected with parent SOI. Devices with different contact width between Ge and Si were intentionally fabricated to verify the impact of dislocations. In Fig. 5, I on /I off ratio as high 288 VOLUME 4, NO. 5, SEPTEMBER 2016 as 10 5 and SS of ∼130 mV/dec are obtained for the triangular Ge GAA FET. The large Dit of 2×10 12 cm −2 eV −1 for EOT of 5.5 nm is responsible for the SS. Furthermore, the mobility of the planar devices on (111) Ge is 2 times of that on (100) Ge. In order to achieve high performance Ge n-FET, Ge fin with (111) sidewalls are fabricated to take the advantage of the sidewall enhanced mobility. The triangular Ge GAA FET with (111) sidewalls utilizing anisotropic etching process with Cl 2 /HBr gas on an epitaxial Ge layer on SOI.
For the triangular Ge GAA FET with (111) sidewalls, its cross-sectional TEM image viewed along fin width direction is shown in Fig. 6a . The distribution of gate electrode TiN is proved to fully surround the Ge channel by EDX mapping. By proper S/D implantation, most current flows through the Ge channel instead of Si as shown in Fig. 6b .
The I on /I off ratio of 1.6x10 4 and SS of ∼94 mV/dec are obtained for the triangular Ge FET with (111) sidewalls, as shown in Fig. 7 . The experimental data in Fig. 7 is fitted by using the EOT= 5.5nm obtained from planar devices, and Dit = 1×10 12 cm −2 eV −1 is extracted from the simulation. For diamond-shaped structures, Figs. 8 show the TEM images of the fabricated diamond-shaped GAA FET and rectangular FinFET. The short diagonal is defined by the hard mask width, and the length of the long diagonal is 1.41 times of the hard mask width. The suspended height can be designed using the Ge thickness and hard mask VOLUME 4, NO. 5, SEPTEMBER 2016 289 width, and the Ge recess during the hard mask etching to achieve nearly defect-free Ge channels. Fig. 9 shows the Id-Vg characteristics of the Ge GAA p-channel FET with W/L=20 nm/100 nm. The extremely low Ioff was obtained, resulting in a record-high I on /I off ratio of 10 8 among all reported Ge-based pFETs, and far superior to the rectangular FinFETs with an I on /I off ratio of 4.1 × 10 4 (the inset in Fig. 9 ). 
III. TMD FinFET FOR FUTURE LOW POWER TECHNOLOGY
This work made use of our previously reported advanced FinFET device process platform [22] . The hybrid Si/TMD channel finFETs and TMD FinFETs by CVD conformal MoS2 growth were proposed and demonstrated using a fully CMOS-compatible process.
A. 3DFETS USING HYBRID Si/TMD 2D ELECTRONIC DOUBLE CHANNELS
Few-layer-MoS 2 (3-16 layers, 2-10 nm thick) were fully integrated into the hybrid channel 3DFETs. The process flows are illustrated in Fig. 10 including tri-gate FinFETs and nanowire FETs with hybrid Si/TMD 2D electronic double channels. [23] . The PMOS channel is formed in Si. Therefore the Si hole mobility determines the P-type hybrid Si/MoS2 FinFET performance. The electron mobility of the hybrid Si/MoS2 channel FinFET is determined by the electron rich MoS2 and is two times larger than the electron mobility of the Si channel FinFET. Regarding the geometric characteristics of the hybrid Si/MoS2 electronic double channels, using several molecular layers of MoS2 improved Ion,n by approximately 20% 290 VOLUME 4, NO. 5, SEPTEMBER 2016 in the hybrid Si/MoS2 FinFETs device in Fig. 11(c)(d) . The Ion,n performance was enhanced (> 25%) by applying the hybrid Si/MoS2 channels according to the NWFETs. Table 2 summarizes the demonstrated advantages of the Si/MoS2 3DFETs over the MoS2 2DFETs in CMOS operation and Vth matching. Fig. 12 illustrates the process flow of a TMD FinFET with 4 nm Thin Body and Si Back Gate. The transfer and output characteristics of MoS2 FinFET with 30 nm gate length and 6 layers (4 nm) MoS2 body are shown in Fig. 13(a)(b) . The front gate MoS2 FinFET device has on/off ratio larger than 10 5 and Ion of about 200 µA/µm for 1 volt operation bias. The 4 nm MoS2 FinFET can also operate with back gate bias alone in 2 nm thin BGO (Fig. 13(c) ), however the main purpose of the back gate is to adjust the MoS2 FinFET's front Vth as shown in Fig. 13(d) . A back gate bias can thus correct device variations or dynamically configure a device as a highperformance or low energy consumption device in order to achieve higher speed and/or lower power applications. The 2 nm thin BGO greatly enhances the V th sensitivity to back gate bias in comparison to a thick BGO (Fig. 13(e) ). The 4 nm thin body and back gate control MoS 2 FinFET yields a record high Ion performance in MoS 2 devices [24] - [27] ( Fig. 13(f) ). 
B. TMD FINFET WITH 4 nm THIN BODY AND BACK GATE CONTROL
IV. CONCLUSION
In this study, we review several papers published by national nano device laboratories (NDL) to discuss the fabrication of advanced devices beyond Si era, including Ge GAA structures and 2D TMD finFETs. In the first section, with the removal of dislocation laden Ge near Ge/ Si interface, defectfree triangular Ge GAA FET can be fabricated with surround gate. In addition, with the (111) sidewall-enhanced mobility, triangular Ge n-FET is then demonstrated to have enhanced performance. This GAA architecture provides optimal electrostatic confinement with the associated short-channel effect benefits. In addition, the suspended diamond-shaped GAA FET channel utilizes only the favorable {111} surfaces with high carrier mobility. More importantly, comparing with Ge nanowire formed by bottom-up process, the device can be fabricated easily using the simple dry etching and blanket Ge epitaxy techniques to meet the targets of the ITRS sub-7 nm nodes. A manufacturable, nearly defect-free, and high Ion triangular Ge FET is demonstrated using the highest mobility (111) sidewalls.
In the second section, hybrid Si/TMD channel FinFETs and MoS2 FinFET by CVD conformal MoS2 growth were proposed and demonstrated using a fully CMOS-compatible process. The Ion,n improved by more than 25% and N/P device Vth matching was achieved. The novel hybrid Si/ TMD channel is a promising technology for high-performance and scaled 2D and 3D FETs in 2D and 3D ICs. In addition, A MoS 2 FinFET with 4 nm thin body and back VOLUME 4, NO. 
